linear-feedback-shift-register 下面是一个八位的伪随机数产生的verilog文件,我想够用了。 // DEFINES `timescale 1ns/1ns `define DEL1// Clock-to-output delay. Zero // time delays can be confusing // and sometimes cause problems. // These are good tap values for 2 to 32 bits `define TAP22'b11 `define TAP33' ..
[查看全文]