--8位总线收发器:74245 vhdl -- Octal Bus Transceiver -- This example shows the use of the high impedance literal 'Z' provided by std_logic. -- The aggregate '(others => 'Z')' means all of the bits of B must be forced to 'Z'. -- Ports A and B must be resolved for this model to work correctly (hence std_lo ..
[
查看全文]